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Abstract 
Measurements of low-frequency transconductance dispersion at different temperatures and 
conductance deep level transient spectroscopic(CDLTS) studies of an AlGaAs/InGaAs 
pseudomorphic HEMT were carried out. The experimental results show the presence of 
defect states at the AlGaAs/InGaAs hetero-interface. A mobility degradation model was 
developed to explain the low frequency negative transconductance dispersion as well as the 
apparent ‘hole’ like peaks observed in the CDLTS spectra. This model incorporates a time 
dependent change in 2DEG mobility due to ionised impurity scattering by the remaining 
charge states at the adjoining AlGaAs/InGaAs hetero-interface. 
 
Indexing Terms- Deep Level Transient Spectroscopy, interface states, pseudomorphic 
HEMT, mobility degradation, Transconductance dispersion. 
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I  Introduction 
AlGaAs/InGaAs pseudomorphic high electron mobility transistors(p-HEMT’s) 
exhibit high transconductance due to carrier confinement, which makes them very attractive 
for high frequency applications. The high transconductance is susceptible to surface and 
interface related degradation effects such as the low-frequency dispersion of 
transconductance[1,2].  The physical origin and the location of the defect states causing this 
dispersion has not yet been clearly established. Defect states can be distributed within 
different contacts, layers, surfaces and interfaces between dissimilar materials whose 
contributions cannot be easily separated or determined. The likely defect states in each of the 
layers and interfaces of a HEMT structure such as used in our study, shown in Fig. 1, are 
(i)surface states in the ungated regions[3,4], (ii)DX centres in the top GaAlAs layer[5], and 
(iii)interface states between dissimilar layers[6].  
Surface states in the ungated regions between the gate and source/drain contacts have 
been reported to cause the negative transconductance dispersion in metal-semiconductor field 
effect transistors(MESFET’s)[4] and HEMT’s[1]. On the other hand, positive 
transconductance dispersion has been observed in GaAlAs/GaAs HEMT, which has been 
attributed to bulk traps such as DX centres and intrinsic point defects present in the GaAlAs 
layer[1]. There is strong evidence that the negative gm dispersion and apparent ‘hole’ like 
peaks in the conductance deep level transient spectroscopy(CDLTS) spectra[7] are correlated 
and are due to trapping and detrapping of carriers from surface states in the ungated regions 
in the case of MESFET’s[4].  
Deep level traps and recombination centres at interfaces of heterostructures such as 
GaAlAs/GaAs and GaInAs/GaAs have also been found to degrade the performance of 
devices such as DH lasers[8]. The interfacial properties of the heterostructure strongly 
depend on the growth technique such as molecular beam epitaxy (MBE), and its associated 
  3 
growth parameters. The interface states are generally present as localized states in both the 
materials near the interface[9]. These states can cause additional scattering of electrons 
confined in the quantum well by trapping and tunnelling processes and may be one of the 
sources of low frequency noise in HEMT's[10].  
In the present work, CDLTS and transconductance measurements at different 
frequencies and temperatures have been carried out. A model has been proposed to explain 
the observed dispersion. It assumes the presence of defect states at the AlGaAs/InGaAs 
interface close to the two-dimensional electron gas (2DEG). The charge present in the defect 
layer will be shown to cause a time dependent mobility degradation resulting from ionised 
impurity scattering. 
 
II  Experimental 
 
The device used in this work is a commercial GaAlAs/InGaAs/GaAs pseudomorphic 
HEMT, procured from NEC, Japan. The typical transconductance of the device is 60mS at 
VDS =2V, IDS =10 mA[11]. The HEMT structure is grown by metal organic chemical vapour 
deposition(MOCVD) technique. The gate metal used is Ti/Al and the dimensions of the gate 
are 0.2µm by 200 µm. Capacitance voltage profiling at different temperatures was carried out 
using the Boonton 72B capacitance meter(1MHz), HP4140B precision voltage source and a 
liquid nitrogen cryostat. The frequency dependence of AC transconductance on applied gate 
voltage was studied using the current amplifier, HP8116A function generator and the SRS 
830DSP lock-in amplifier. The conductance DLTS spectra were obtained using Polaron 
DL4600 DLTS system along with the current amplifier. 
 III  Experimental Results 
Capacitance-Voltage measurements on the gate Schottky contact were carried out to 
estimate the maximum 2DEG density nso using the linear charge control model[12]. Ionised 
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impurity concentration versus depth and applied voltage were extracted from the C-V 
measurements as shown in Fig. 2(a) to locate the position of the quantum well with respect to 
the surface[13].  AC transconductance measurements at different gate voltages were 
performed by applying a small ac signal of 10mV over a quiescent gate bias VDS =20mV. The 
transconductance gm has a peak around DC gate bias of –0.25 V that coincides with the peak 
in the carrier concentration as shown in Fig.2(a). The figure also shows a frequency 
dispersion of gm at frequencies between 10Hz and 10KHz. This dispersion is much more 
evident in Fig.2(b) where the dispersion in gm at different frequencies with respect to the 
measured gm at 10Hz is plotted. This figure shows a negative dispersion with a maximum 
near 1KHz. Moreover, the dispersion also peaks around gate voltages of -0.25V. The depth of 
the depletion layer edge around this reverse gate voltage approximately corresponds to the 
spatial position of the quantum well as shown in Fig.2(a). Similarly, at a voltage of +0.2V 
corresponding to the surface little dispersion is seen. This observation contrasts with similar 
measurements carried out on MESFET’s[14] where the transconductance dispersion is much 
more at a gate bias of 0V compared to dispersion near the peak in the transconductance due 
to surface states. We have shown similar behaviour[15] in GaAs-based MESFET’s. 
Therefore we conclude that the cause of transconductance dispersion in this study is not due 
to surface states present in the ungated regions but instead caused by interface states present 
near the quantum well. Fig. 3 shows the CDLTS spectra where a apparent ‘hole’ like peak is 
observed. The spectra shows the presence of two traps which  get more resolved at lower rate 
windows.  However, due to the nature of the spectra, it was possible to estimate activation 
energy ET≈400meV and capture cross section σ∞ in the range of 10-15cm2 only for the low 
temperature peak. The measurement of transconductance using the lock-in technique was 
performed by applying a small sinusoidal signal of 10mV at the gate with dc bias VGS=0. The 
source-to-drain current, IDS, was measured under a  small VDS=20mV. The results showing 
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the variation of transconductance with temperature at five different frequencies are depicted 
in Fig.4.  These plots clearly indicate very strong frequency and temperature dependence. 
There appears a decrease followed by an increase, which shifts towards higher temperature 
with increasing frequency. The amplitude of the gm dispersion reduces at higher frequencies 
and ultimately disappears, as the interface traps are not able to respond to high frequency 
modulation.  
 
IV  Discussions 
Negative transconductance dispersion and ‘hole’ like peaks in CDLTS spectra have 
been attributed to presence of surface states in the ungated regions in devices such as 
MESFET’s[3,4,7,14]. During the last decade, these unfavourable effects have been 
considerably lowered by reducing the  interelectrode spacings[16] and lowering source and 
drain series resistances[17]. In addition, the incorporation of self aligned recessed gate 
structure with n+ GaAs contact layer under the source and the drain have effectively 
eliminated  the effect of surface states on transconductance dispersion. 
The possibility of imperfections at the hetero-interfaces between ternary alloy 
compounds due to lattice mismatch, growth-front roughness caused by non-ideal surface 
kinetics during the MBE growth and clustering by compositional non-uniformity has been 
described by Hong et al.[18]. Higher noise levels in InGaP/GaAs HEMT’s compared to 
lattice matched GaAlAs/GaAs HEMT’s have been ascribed to scattering due to interface 
roughness resulting in degradation of low field mobility[9]. In the case of p-HEMT, the 
thickness of the high mobility InGaAs layer grown on GaAs is kept below a critical thickness 
to produce a dislocation free interface. Although the InGaAs layer may be dislocation free, 
the further growth of the electron donating GaAlAs layer can breakdown the translational 
symmetry at the interface resulting in localized trap centers in the vicinity of the 
GaAlAs/InGaAs heterointerface. These states behave as electron traps and affect the mobility 
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of electrons in the 2DEG[6]. The reduction in the mobility due to the presence of interface 
traps has been ascribed to ionised impurity scattering. This is caused by the remaining charge 
state of the traps after the electrons are emitted when the reverse bias pulse is applied to the 
gate[6]. To develop a model to explain negative 'hole' like peak caused by the decrease in the 
2DEG mobility, we assume that the traps have an energy level of ET measured from the 
bottom of the GaInAs conduction band. We also assume that the GaInAs conduction band 
remains unchanged with bias applied at the gate[19]. We shall further assume that the traps 
are present in a thin interfacial layer of thickness δ with a trap concentration of NIS /cm2. 
Taking q as electronic charge, Z as gate width and L as gate length, the change in the time 
dependent drain current I’DS   during the emission CDLTS mode will be given by 
 
Since the 2DEG mobility depends inversely on the ionised impurity charge in the case 
of ionized impurity scattering[20], the 2DEG mobility will be given by µ2D α 1/ND and 
instantaneous mobility in the presence of interface traps will be µ2D’(t) α 1/[ND+Nt(t)]. 
Taking Nt(t)=( NIS/δ) (1-exp(-ent), the  instantaneous mobility can be written as  
where ND is the net donor concentration in the InGaAs layer and en is the emission rate of the 
interface states. The instantaneous increase in the net 2DEG electron concentration n’s due to  
emission of carriers from the traps will be 
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Here NIS is the two-dimensional interface state density of the defect layer.  The NIS for  the 
heterostructure grown under optimum conditions is of the order of 1 x 1010/cm2[14], which is 
much smaller than ns (1x1012/cm2). The second term in equation 3 can therefore be neglected 
with n’s ≈ ns. Using binomial expansion assuming (NIS /NDδ) exp(-ent)  to be much smaller 
than 1, equation 2 becomes, 
 
Equation 1 can then be written as,  
 
This equation suggests that the normalised instantaneous drain current IDS will result in a 
positive transient giving a negative 'hole' like peak in CDLTS emission spectra. Such 
transients have also been obtained by Takikawa[6] by solving the Poisson equation and the 
Schroedinger equation self consistently. 
The same model can be extended to explain the origin of transconductance dispersion. 
In the linear regime, where the applied drain to source voltage VDS is small, both the intrinsic 
transconductance gm0 and the series resistance Rs between the source and the gate will be 
functions of mobility µ and electron density n. In terms of angular frequency ω=2pif   which 
is applied at the gate, the instantaneous 2DEG mobility in equation 2 becomes, 
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where  D(f,T) is the dimensionless dispersion term[3]  
 The thermal emission rate en is given by  
Here, Nc is density of states in the conduction band, σn is the capture cross section and  Vth is 
the average thermal velocity of carriers.  The series resistance Rs will comprise of a parallel 
combination of three resistances due to the three parallel conduction paths of the GaAlAs 
supply layer, the InGaAs electron confinement layer and the GaAs buffer layer. The least 
resistance offered would obviously be from the InGaAs layer and thus would dominate the 
resistance Rs. Neglecting the other two contributions, the resistance Rs at VGS = 0 will be 
given by   
where Lsg is the source to gate spacing, W is the width of the gate and q being the electronic 
charge. The dispersion dependent intrinsic transconductance g’m0 and the series resistance R’s, 
after substituting for instantaneous mobility µ’2D from equation 6, become  
and  
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The extrinsic transconductance g’m will then be 
 Substituting for g’mo and R’s from equations 10 and 11, g’m becomes 
Expressing dispersion independent gmo in terms of gm(T) and substituting in equation 13, we 
obtain 
This equation indicates that the dispersion in gm is independent of the dispersion caused by 
series resistance Rs. The simulation results depicting the variation of gm vs. temperature at 
several frequencies using equation 14 are shown in Fig.5. This behaviour can be explained by 
the sudden or sharp transition in the dispersion term D(f,T), caused by temperature dependent 
emission of electrons from the interface electron traps. This thermal emission starts when the 
term en/ω approaches 1 for a given temperature. The dispersion term D(f,T) given by equation 
7 suggests that the ratio NIS/NDδ  will be most significant in determining the extent of gm 
dispersion. This simulation matches sufficiently with the experimental data depicted in Fig.4 
to demonstrate the validity of the mobility degradation model. All the deep level parameters 
used were experimentally determined and are given in Table I. The magnitude of the term 
NIS/NDδ was used as a variable parameter in determining the extent of gm dispersion. The 
most likely value of the term NIS/NDδ was determined iteratively until a good match was 
obtained between the theoretical and experimental plots given in Fig.4. Assuming δ ∼50Å, 
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and background doping of the InGaAs layer as 1x1016cm-3, the interface density NIS is 
obtained approximately as 1 x1010cm-2.  
 
IV Conclusions 
Trapping effects from the defect states at the AlGaAs/InGaAs interface of a p-HEMT 
by means of low frequency transconductance dispersion and CDLTS measurements have 
been experimentally examined. A mobility degradation model was developed and was 
successfully used to explain the cause of low frequency transconductance dispersion as well 
as the negative ‘hole’ like peaks in the CDLTS spectra. The change in the 2DEG mobility is 
attributed to ionised impurity scattering due to remaining charge pertaining to a rate 
dependent change in the occupancy of interface electron traps.  
 
 
Acknowledgments 
 We thank Mr. NK Nayyar and Ms Rachna Thakur for their help and support during 
the experimental work. We are also grateful to Dr. R. Muralidharan and Mr. Anil Aggarwal 
for providing us with samples. We also thank Dr. Vikram Dhar and Ms. Rashmi for giving 
valuable suggestions while writing the manuscript. 
  11 
References 
 
1. K.J. Choi and J-L Lee, Appl. Phys. Lett.,  Vol. 75,   pp 1580-1582, 1999. 
2. W. Kruppa and J. B. Boos, IEEE Trans. Electron Dev, vol. ED-44,  pp. 687-692, 1997. 
3. V.R. Balakrishnan, S. Ghosh and V. Kumar, IEEE Trans. Electron Devices, vol. 44,  
pp.1060-67, 1997. 
4. P.H. Ladbrooke and S.R. Blight, IEEE Trans. Electron Devices, vol. 35, pp.257-67, 1988. 
5. R. Kaneshiro et al,  IEEE Electron Dev Lett., vol EDL-9, pp. 250-252, 1988. 
6. M. Takikawa, Jpn. J. Appl. Phys., vol.26, pp 2026-2032, 1987. 
7. V. R. Balakrishnan, V. Kumar and S. Ghosh,  Semicond. Sci. Technol., vol. 13, pp 1094-
1099, 1998. 
8. H. Kressel,  J. Electron Mat., Vol.4,  pp 1081-, 1975. 
9. Y.J. Chan and D. Pavlidis,  IEEE Trans. Electron Dev, vol. ED-41,  pp 637-642, 1994. 
10. P.Viktorovitch, P.Rojo-Romeo, J.L. Leclercq, X. Letartre, J. Tardy, M. Ousric and M. 
Gendry,  IEEE Trans. Electron Dev, vol. 43,  pp.2085-2099, 1996..  
11. NEC, Ultra Low Noise Pseudomorphic HJFET, NE32684A. 
12. D. Delagebeaudeuf and N.T. Linh,  IEEE trans. Electron Dev, vol.ED-29, pp 955-960, 
1982. 
13. P. Blood and J.W. Orton, The electrical Characterisation of Semiconductors: Majority 
Carriers and Electron States (Academic, London, 1992) 
14. R.H. Wallis, A. Faucher, D. Pons and P.R. Jay,  Int. Symp. GaAs and Related compounds, 
Biarritz, 1984; Inst. Phys. Conf. Ser. No. 74, pp. 287-292, 1984. 
15. V.R. Balakrishnan, Doctoral Dissertation, Indian Institute of Science, Bangalore, 1997. 
16. T. Furutsuka, T. Tsujii, F. Katano, and A. Highashisaka, ", Electron. Lett., vol. 17, pp. 
944-945, 1981.  
17. F. Katano, T. Furutsuka, and A. Higashisaka,  Electron. Lett., vol. 17, pp. 236-237, 1981. 
  12 
18. W.P. Hong, J.E. Oh, P.K. Bhattacharya and T.E. Tiwald, , IEEE trans. Electron Devices, 
vol.35,  pp. 1585-1590, 1988. 
19. J.W. Matthews, S. Mader and T.B Light, J. Appl. Phys., vol.41, pp. 3800-3804, 1970. 
20. K.W. Boer, Survey of Semiconductor physics, Van Nostrand Reinhold, 1990 edition, pp. 
893-902.  
 
 
  13 
Table I 
HEMT device dimensions, reported values, and experimentally determined parameters 
used for simulation of transconductance versus temperature plots. 
 
 
                
SYMBOL 
 
NOMENCLATURE 
 
VALUE 
 
      Lg 
 
Gate Length 
 
0.20µm 
 
       W 
 
Gate Width 
 
200µm 
 
         Vth 
 
Thermal velocity 
 
2 x 107cm/sec 
 
        ns 
 
2DEG electron conc. 
 
1.06x1012/cm2 
 
        ET 
 
Activation  energy 
 
400 meV 
 
        σ∞ 
 
Capture cross section 
 
~1x10-15/cm2 
 
        Rs 
 
Source resistance 
 
0.25Ohms 
 
NIS/NDδ 
 
Trap conc. Ratio 
 
0.2 
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Figure Captions 
 
Figure 1.  Schematic diagram of a pseudomorphic HJ-FET showing the location of possible 
defect centers. 
Figure 2.  (a) Measured ac transconductance at different frequencies as a function of applied 
gate voltage. The free carrier profile NC-V as a function of applied gate voltage is also 
shown. The position of the peak in the transconductance matches with the position of 
the quantum well determined from the C-V measurements.   The AC signal applied at 
the gate is 10 mV with VDS of 20 mV. (b) Transconductance dispersion plotted with 
respect to gm at 10 Hz from Fig. 2(a). 
Figure 3. CDLTS spectra showing negative ‘hole’ like peaks at different emission rates. The 
voltages are V(fill) = +0.1 V, V(reverse) = -0.4 V. The fill pulse width is 10 ms. 
Arrhenius plot for determining the activation energy of the traps is shown in the 
inset. 
Figure 4. Experimental transconductance versus temperature plots at different frequencies. The 
voltages are VDS = 20 mV and  VGS = 0V. 
Figure 5. Simulated transconductance versus temperature at different frequencies using 
equation 14. Parameters given in Table I have been used. This simulation matches 
sufficiently with the experimental data depicted in Fig.4 to demonstrate the validity 
of the mobility degradation model. The temperature dependence of gm(T) used in the 
simulation is also shown. 
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Figure 2 
V.R.  Balakrishnan et al. 
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Figure 3. 
V.R.  Balakrishnan et al. 
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Figure 5. 
V.R.  Balakrishnan et al. 
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